Twitter | Search | |
Search Refresh
Agnisys Jun 15
An amazingly simple tool which will change the way you write SV/UVM
Reply Retweet Like
Agnisys Jun 12
We can get a bit of tunnel vision...
Reply Retweet Like
Agnisys Jun 14
"Shift left" is a series of activities and processes that better position design teams to anticipate and address downstream issues upfront.
Reply Retweet Like
ESD Alliance Jun 12
What comes after the Fourth of July Holiday in the US? of course. Meet your colleagues at SF's Moscone Center to go Beyond Smart!
Reply Retweet Like
Ed Sperling Jun 10
Reply Retweet Like
Daniel Payne Jun 14
You're invited to and networking today, 11:30AM-1PM in Lake Oswego, OR at the Olive Garden restaurant.
Reply Retweet Like
Daniel Payne Jun 12
What's new with Custom Design Platform? I found out at by watching Dave Reed's presentation in the TSMC Theater.
Reply Retweet Like
AMIQ EDA Jun 10
New release available! Check out version 19.1.20 of DVT at
Reply Retweet Like
SemiEngineering Jun 8
Semiconductor Engineering .:. Week In Review: Design, Low Power
Reply Retweet Like
DesignAndReuse.com Jun 11
. Announces Support of Zynq UltraScale+ MPSoC
Reply Retweet Like
grep Jun 12
is not a mainstream language yet for , but it's native in a few tools and is preferred for .
Reply Retweet Like
ESD Alliance Jun 10
Reminder: Nominations are being accepted for the 2019 Phil Kaufman Award sponsored by until June 30. Click here for the nomination form.
Reply Retweet Like
OneSpin Solutions Jun 13
Product Manager Functional Safety Jörg Grosse is attending the USA conference put on by in Ann Arbor, Michigan this week. If you're there as well, snag him for a chat about safety standards and for designs!
Reply Retweet Like
OneSpin Solutions Jun 14
Here's just the thing for your Friday morning commute: 's Amelia Dalton has just released her summary of last week's in Las Vegas. Guess which booth she placed in the top spot? (Thanks, Amelia!)
Reply Retweet Like
ESD Alliance Jun 11
hosted by Partner, showcases semiconductor design & verification IP 7/-11 at San Francisco’s Moscone Center as a co-located event. Details
Reply Retweet Like
ESD Alliance Jun 13
Here's the prod you need to register for ! The road to ES Design West: AI. To register:
Reply Retweet Like
DesignAndReuse.com Jun 11
. and Metrics Collaborate to Jump Start Core Design Verification Using Instruction Stream Generator
Reply Retweet Like
ESD Alliance Jun 11
Quick -- Where can you go for exceptional keynotes, a "Meet the Experts" Theater, Hot Hot HOT Party, Networking galore? is where to be 7/9-11 co-located with & sponsored by Join us
Reply Retweet Like
ESD Alliance Jun 13
Have you checked out program yet? did and said: Wow, great series! He'll be there & so should you. Registration at
Reply Retweet Like
Agnisys Jun 10
Portable Stimulus, models, and Trends in by 's Amelia Dalton.
Reply Retweet Like