Twitter | Search | |
Search Refresh
Ted Sellers 13m
Poll: Topics for hands-on CPD training workshops
Reply Retweet Like
James Prior [Hot Chips 31 🍟🍟] 13h
There are four base defined ISAs and seven extensions. Build lightness by combining the spec you need to develop the processor capabilities your software needs.
Reply Retweet Like
Rishiyur Nikhil Aug 10
Towards verifiably secure voting machines (using cpus!)
Reply Retweet Like
James Prior [Hot Chips 31 🍟🍟] 13h
"In a few years, students all over the world will be schooled in now that it is in the education textbooks"
Reply Retweet Like
Marcelo Samsoniuk Aug 13
a processor powered by 1K vacuum tubes?! 😮
Reply Retweet Like
AB Open Aug 16
Researchers Publish Roadmap for RISC-V Opportunities in Space Tech.
Reply Retweet Like
Flo Aug 17
Betrusted a possible new device with -V crypto processor. In planing phase now.
Reply Retweet Like
Arduissimo Aug 12
Looks like I hit an FPGA inherent wall there while applying register balancing on my SHP-ed RV32iMC core. I was hoping to reach 3.3 ns, but in reality, I will only make 5.5 ns.
Reply Retweet Like
Embecosm Aug 13
Read Sam's latest blog post about his dive into RI5CY core internals here:
Reply Retweet Like
Ed Targett Aug 16
Writing an interesting hardware piece, apropos an unexpected step by a sector firm. If the industry is your bag, baby, would welcome some input DM me
Reply Retweet Like
bitmask Aug 11
Did you know? runs 94 instances (most 4 cores, some 8 cores) all managed by This makes easy to setup a cluster for testing and development.
Reply Retweet Like
CNX Software Aug 16
. M5StickV is a small based on M1(Kendryte K210 processor) module and programmable with .
Reply Retweet Like
harishpillay Aug 11
Really glad to see us part of the RISC-V foundation. Just as we've made Linux default, I look forward to doing the same with the CPU.
Reply Retweet Like
Jeff Garzik Aug 12
Reply Retweet Like
Rishiyur Nikhil Aug 13
Don't miss: Tech Talk, David Patterson on "A New Golden Age for Computer Architecture". . Thu, Aug 29, 2019.
Reply Retweet Like
Carlos Eduardo Aug 12
The problems on Risc-V related to following logs, interactive shell and 100% CPU use were fixed (PRs waiting for merge). Thanks for finding out the problem on x/sys module. Get the updated prebuilt binaries on
Reply Retweet Like
CNX Software Aug 15
. has posted a detailed schedule for the Embedded Linux Conference Europe 2019. I've created my own virtual schedule with some of the most interesting talks about subjects ranging from the , to Machine Learning or .
Reply Retweet Like
ひばり Aug 17
「clint->msip[core_id].msip = 1;」って行がCLINTに対してソフトウェア割り込みを起こせって指示になっていることを確認するのに1日かかった。
Reply Retweet Like
Dr. Roy Schestowitz (罗伊) Aug 17
Reply Retweet Like
@anon100500 Aug 16
Replying to @anon100500
Поэтому надо покупать open hardware & risc-v. =)
Reply Retweet Like