Twitter | Search | |
David Shah🏳️‍🌈
Linux on an mor1kx based SoC with 32MB SDRAM built using an end-to-end FOSS flow - FuseSoC, Yosys, nextpnr and Trellis, targeting the ULX3S ECP5 board. Many thanks to and for their help with debugging.
Reply Retweet Like More
David Shah🏳️‍🌈 19 Oct 18
Replying to @fpga_dave
The Linux "heartbeat" function makes for a very nice blinky!
Reply Retweet Like
David Shah🏳️‍🌈 19 Oct 18
Replying to @fpga_dave
You can also make a blinky using the BusyBox shell!
Reply Retweet Like
Olof Kindgren 19 Oct 18
Replying to @fpga_dave @alt_kia
Now I'm of course curious to know what the problem was that had the code hanging during the MMU init
Reply Retweet Like
David Shah🏳️‍🌈 19 Oct 18
Replying to @OlofKindgren @alt_kia
Yosys was wiping out one of the read ports of the TLBs... . Not sure why it was also failing in simulation - seems to be a different problem that looked similar, I think to do with Xs somewhere they shouldn't be.
Reply Retweet Like
Stafford Horne 19 Oct 18
Cool! It looks like an old version of openrisc Linux. Let me know if you need help running an upstream kernel. Or if you have instructions / fusesoc cores I would like to try it out.
Reply Retweet Like
David Shah🏳️‍🌈 19 Oct 18
I went with the older kernel for now because it seemed to be more tried and tested with the de0_nano example this was based on. I'll try my config and dts with the newer kernel soon. Also would like to try building the rootfs from scratch.
Reply Retweet Like
Warren Toomey 10 Dec 18
Replying to @fpga_dave
David, is there a repo for this? I have an ULX3S board & would love to bring Linux up on it.
Reply Retweet Like
David Shah🏳️‍🌈 10 Dec 18
Replying to @DoctorWkt
The main fusesoc project for the or1k SoC is here: . The kernel is here: . SPI boot doesn't work, so you'll have to load the kernel using OpenOCD and a second JTAG adapter on some FPGA pins.
Reply Retweet Like
Marius Slavescu 1 Jan 19
Would be possible to port this on ECP5 Embedded Vision Kit? Also on based board. See both boards here: Would love to use it for smart camera!
Reply Retweet Like
Olof Kindgren 1 Jan 19
Should be straight-forward to do. There are linux-capable OpenRISC SoCs available for several Xilinx boards already. I'm using it also on Altera boards for automotive RADAR processing on Altera boards at my day job :)
Reply Retweet Like