Twitter | Search | |
Mark Ermolov
Intel Platform RE/security researcher
228
Tweets
53
Following
1,714
Followers
Tweets
Mark Ermolov retweeted
InstLatX64 Jul 12
released the “Analyzing potential bounds check bypass vulnerabilities” white paper
Reply Retweet Like
Mark Ermolov retweeted
Volodymyr Pikhur Jul 10
Replying to @x0rz
In case people so curious this is for: Intel would like to thank Vladimir Kiriansky (MIT) ...
Reply Retweet Like
Mark Ermolov Jul 10
Hacking an Intel Platform...
Reply Retweet Like
Mark Ermolov retweeted
Maxim Tsoy Jul 7
To all web hackers out there: we are looking for a person fluent in HTTP, web APIs and browser quirks to work on a smart content-rewriting proxy. Relocation to Amsterdam included. Pls RT
Reply Retweet Like
Mark Ermolov retweeted
Israel ישראל Jul 4
The dead sea scrolls are considered to be the oldest copy of the Jewish bible. Sophisticated was used to decipher some of the scrolls' contents & now they're accessible online, offering a modern window to the long of the Jewish people in their ancient homeland 🇮🇱
Reply Retweet Like
Mark Ermolov Jul 4
Replying to @HenkPoley @Kensan42
No, that information the datasheets reveal is intended solely for ME firmware engineers, not for UEFI writers. It's pdf compilation errors leaking private info
Reply Retweet Like
Mark Ermolov Jul 3
Replying to @bsdaemon @h0t_max
Probably, it has multiple compilation issues leaking the data from another confidential document
Reply Retweet Like
Mark Ermolov Jul 3
Yes, it's them
Reply Retweet Like
Mark Ermolov Jul 3
Intel datasheets for Apollo Lake SoC have leaked a large amount of information concering internal workings of PCH and Management Engine. In particular, they revealed Minute IA System Agent (MISA), a first device from which CSME starts working with HW in ROM
Reply Retweet Like
Mark Ermolov Jun 25
Intel Cannon Point (CNP, 300 series) chipset being a direct successor of mobile Apollo Lake and Gemini Lake also allows a part of CSME SRAM to be accessible from host CPU. Thus, in the new systems, host CPU reset vector is mapped to CSME SRAM, not to SPI flash
Reply Retweet Like
Mark Ermolov Jun 6
Intel CSME (from BroxtonP chip) CPUID (Family 5, Model 9)
Reply Retweet Like
Mark Ermolov retweeted
PT Security Jun 4
Positive Technologies' researchers Dmitry Sklyarov and Maxim Goryachy gave a technical talk about security keys genealogy and obfuscation in at Krakow (). Presentation slides are available on GitHub:
Reply Retweet Like
Mark Ermolov retweeted
Maxim Goryachy Jun 4
Our (with & ) new presentation about security keys in ME11 and DLMP partition which allows to get a main ME secret.
Reply Retweet Like
Mark Ermolov retweeted
Maxim Goryachy Jun 1
Apple fixes vulnerability which we found in MacBook’s EFI. Great thanks to . We will disclose details in the near future.
Reply Retweet Like
Mark Ermolov retweeted
Ilfak Guilfanov May 31
My upcoming talk at BlackHat USA:
Reply Retweet Like
Mark Ermolov May 16
It seems for new Intel Atom SoCs (ApolloLake+), firmware images for BIOS and ME (CSE, TXE) are placed in one SPI region (IFWI)
Reply Retweet Like
Mark Ermolov May 13
Replying to @astarasikov
Probably it's partially accesible by range 0xffff - 0x10003
Reply Retweet Like
Mark Ermolov May 12
It's really fun: I/O ports not accessible for x86 in/out instructions but only for uCode
Reply Retweet Like
Mark Ermolov retweeted
Anders Fogh May 6
This sounds like fun.
Reply Retweet Like
Mark Ermolov May 4
Intel CPUs ROB timeout machine check debug whitepaper (with cool screenshots from PCIe bus analyzer)
Reply Retweet Like